

SOLDERING

1. **By hand**
Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.
2. **By dip or wave**
The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.
The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been preheated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.
3. **Repairing soldered joints**
The same precautions and limits apply as in (1) above.

MICROCOMPUTER/MICROPROCESSOR PERIPHERAL IC FOR VIEWDATA (LUCY)

The SAA5070 is a complex microcomputer/microprocessor peripheral integrated circuit in N-channel MOS technology intended for use in wired data communication systems, notably viewdata.

Features

- Microcomputer/microprocessor interface. • Modem -- both 1200/75 and 1200/1200 baud.
- Line "UART" and tape recorder "UART", both with software parity control (or 8-bit without parity).
- Tape recorder modem (modified 'Kansas City' standard 1300 baud).
- Autodialler for British Post Office and Continental requirements.
- BUS receivers and transmitters. • Timer circuits (60 s and 1.5 s time-outs).
- General input/output ports.
- Provision for connection of any external modem through V24 interface.

QUICK REFERENCE DATA

Supply voltage	VDD	nom.	5	V
Supply current	IDD	typ.	75	mA
Operating ambient temperature range	Tamb		-20 to +70	°C

purple binder, tab 6




Fig. 1a Simplified block diagram




PACKAGE OUTLINE
40lead DIL; plastic (SOT-129).

This information is derived from development samples made available for evaluation. It does not necessarily imply that the device will go into regular production.

40-LEAD DUAL IN-LINE PLASTIC (SOT-129)

Dimensions in mm
SOLDERING
See next page

- (1) Centre-lines of all leads are within $\pm 0,127$ mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by $\pm 0,254$ mm.
- (2) Lead spacing tolerances apply from seating plane to the line indicated.
- (3) Index may be horizontal as shown, or vertical.



MNEMONIC LIST

ALE	address latch enable from microprocessor
CLOCK IN/OUT	input/output control for 62.5 KHz clock pin
CPNTR	pointer signal for two byte registers
$\overline{DLEN}/A/DLIM/A$	three line/two line control for IBUS A receiver
DON	dial off normal relay control for dialling
IMP	impulsing relay control for dialling
IBRXRDY	IBUS B receiver ready — data available
IBTXRDY	IBUS B transmitter ready — data available
LD8EN	IBUS B receiver ready — previous transmission complete
LDCC	line demodulator output buffer enable
LFERR	line data carrier detected
LIDCC	line receiver framing error — received stop bit not HIGH
\overline{LPEN}	line instantaneous data carrier detect
LPERR	line parity enable command
LPO/E	line receiver parity error flag
LRXEN	line parity odd/even command
LRXRDY	line receiver ready
LTXEN	line receiver ready — data available
LTXRDY	line transmitter and modulator enable
\overline{SRn}	line transmitter ready — transmit holding register empty
TDCCD	select register 'n'
TFERR	tape data carrier detected
\overline{TPEN}	tape receiver framing error — received stop bit not HIGH
TPERR	tape parity enable command
TPO/E	tape receiver parity error flag
TRXEN	tape parity odd/even command
TRXRDY	tape receiver ready
TXRDY	tape receiver ready — data available
UK/EUR	tape transmitter enable
75/1200	tape transmitter ready
	tape transmitter ready — transmit holding register empty
	impulsing ratio control for UK and European standards
	baud rate selection command for line modulator and line transmit shift register

DEVELOPMENT SAMPLE DATA





Fig. 1b. Detailed block diagram



(X)



DEVELOPMENT SAMPLE DATA

M81-1307/2

Fig.2 Pinning diagram

R11A	B8	R/W	
	B7	R/W	D6
	B6	R/W	D5
	B5	R/W	D4
	B4	R/W	D3
	B3	R/W	D2
	B2	R/W	D1
	B1	R/W	D0
IBUS B	B8	R/W	
	B7	R/W	
	B6	R/W	
	B5	R/W	
	B4	R/W	
	B3	R/W	
	B2	R/W	
	B1	R/W	
IBUS A	B8	R/W	
	B7	R/W	
	B6	R/W	
	B5	R/W	
	B4	R/W	
	B3	R/W	
	B2	R/W	
	B1	R/W	

Register map (continued)

NOTE R9 is unused.

For details of bit movement in R10 and R11 see discussion of IBUS operation. A mnemonic list for use with this register map and Fig.1b is given on the next page.



APPENDIX
Register map

	D7	D6	D5	D4	D3	D2	D1	D0	
R0	LTXRDY R	LRXRDY R	LDCD R	LFERR R	LPERR R	LLOCD R	IBRXRDY R	IBTXRDY R	STATUS REGISTER 0
R1	TTXRDY R	TRXRDY R	TOCD R	TFERR R	TPERR R		IARXRDY R		STATUS REGISTER 1
R2	LPO/E R/W	LPEN R/W	75/1200 R/W		TPO/E R/W	TPEN R/W			MODE REGISTER
R3	LRXEN R/W	LTXEN R/W	RESET R/W	LOBEN R/W	TRXEN R/W	TTXEN R/W	CLCK IN/OUT R/W	OLEN A/DLIM A R/W	COMMAND REGISTER
R4 R	PARITY OR B8 (R)	B7 R	B6 R	B5 R	B4 R	B3 R	B2 R	B1 R	LINE RECEIVE HOLDING REGISTER
R4 W	PARITY OR B8 (W)	B7 W	B6 W	B5 W	B4 W	B3 W	B2 W	B1 W	LINE TRANSMIT HOLDING REGISTER
R5 R	PARITY OR B8 (R)	B7 R	B6 R	B5 R	B4 R	B3 R	B2 R	B1 R	TAPE RECEIVE HOLDING REGISTER
R5 W	PARITY OR B8 (W)	B7 W	B6 W	B5 W	B4 W	B3 W	B2 W	B1 W	TAPE TRANSMIT HOLDING REGISTER
R6				PA4 R/W	PA3 R/W	PA2 R/W	PA1 R/W	PA0 R/W	PORT A
R7					PB3 R/W	PB2 R/W	PB1 R/W	PB0 R/W	PORT B
R8	UK/EUR R/W	80s TIMER R/W	DIAL GO R/W	1.5s TIMER R/W	DI3 W	DI2 W	DI1 W	DI0 W	DIAL CONTROL AND TIMING REGISTER
R10 A	B8 R	B7 R	B6 R	B5 R	B4 R	B3 R	B2 R	B1 R	IBUS A REGISTERS
R10 B	WL3 R	WL2 R	WL1 R	WL0 R	B12 R	B11 R	B10 R	B9 R	

DEVELOPMENT SAMPLE DATA

DESCRIPTION

The SAA5070 is a 40 pin integrated circuit in N-channel MOS with a 1 MHz clock supplying all the operating frequencies. It performs most of the hardware functions of a videotext terminal including an autodialling circuit, a 1200 baud demodulator and asynchronous receiver, and a 75/1200 baud modulator and asynchronous transmitter.

The device also includes a tape interface circuit suitable for the recording of character codes of pages of text on a standard audio cassette recorder, and an IBUS receiver and receiver/transmitter on separate ports enabling the software recoding of IBUS transmissions. The 75 baud modulator and asynchronous transmitter can be switched to operate at 1200 baud for private telecommunications systems.

There are also two general purpose input/output ports: Port A could, for example, be used as an interface to a non volatile RAM which can store telephone numbers for autodialling and user passwords and Port B could be used for display control.

The SAA5070 has been partitioned for flexibility of use, e.g. an external modem can be used, if required, in conjunction with the internal asynchronous receiver and transmitter, or the internal modem can be used independently of the internal receiver and transmitter. Also the tape interface can work independently of, and simultaneously with, the line receiver.

HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices. (See 'HANDLING MOS DEVICES').

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134).

Voltages (with respect to pin 1)

Supply voltage (pin 20)

V _{DD}	min.	typ.	max.
	-0.3	-	7.5 V

Input voltage:

PORT A (pins 15 to 19) and PB0 (pin 24)

V _I	-0.3	-	14.0 V
----------------	------	---	--------

Input voltage (all other pins)

V _I	-0.3	-	7.5 V
----------------	------	---	-------

Temperatures

Storage temperature range

T _{stg}	-20 to +125	°C
------------------	-------------	----

Operating ambient temperature range

T _{amb}	-20 to +70	°C
------------------	------------	----

CHARACTERISTICS

Supply voltage (pin 20)

V _{DD}	4.5	-	5.5 V
-----------------	-----	---	-------

The following characteristics apply at T_{amb} = 25 °C and V_{DD} = 5 V unless otherwise stated.

Supply current

I _{DD}	-	75	150 mA
-----------------	---	----	--------

Inputs

All inputs (except F1 clock)

Input voltage: LOW

V _{IL}	-0.3	-	0.8 V
-----------------	------	---	-------

Input voltage: HIGH

V _{IH}	2.0	-	5.5 V
-----------------	-----	---	-------

Input leakage current (V_I = 0 to 5.5 V)

I _I	-	-	10 μA
----------------	---	---	-------

Input capacitance

C _I	-	-	7 pF
----------------	---	---	------

Data specific to certain inputs

F1 (1 MHz) Clock

Input voltage; LOW

Input voltage; HIGH

Input leakage current ($V_I = 0$ to 5.5 V)

Input capacitance

Mark/space ratio (measured at 1.5 V level)

DATA A, DLIM A/DLEN A (IBUS A)

Data set up time

Data hold time

Fig. 14

DLIM clock; HIGH

DLIM clock; LOW

Time between commands

DLIM frequency

ALE (Address Latch Enable) (Figs. 3 and 4)

Pulse width (HIGH)

Cycle time

RD, WR and CS (Figs. 3 and 4)

Control pulse width

Address hold time

Address set-up time

Read cycle timings (Fig. 3)

ALE to read pulse delay time

Read pulse (falling edge)

to data bus delay time

Data hold time

Write cycle timings (Fig. 4)

ALE to write pulse delay time

Address set-up time to WR

Data set up time before WR

Data hold time after WR

	min.	typ.	max.
V_{IL}	-0.3	-	0.6 V
V_{IH}	2.2	-	5.5 V
I_{IR}	-	-	10 μ A
C_I	-	-	7 pF
	40:60	-	60:40
t_{DS}	3	-	μ S
t_{DH}	3	-	μ S
t_{CH}	4	-	μ S
t_{CL}	4	-	62 μ S
t_{BC}	140	-	∞ μ S
f_{DLIM}	16	-	160 kHz
t_{ALEH}	400	-	ns
T_{ALE}	-	2500	ns
t_{WL}	-	700	ns
t_{LA}	80	-	ns
t_{AL}	120	-	ns
t_{ALR}	80	-	ns
t_{RD}	-	-	500 ns
t_{DR}	0	-	200 ns
t_{ALW}	80	-	ns
t_{AW}	230	-	ns
t_{DW}	500	-	ns
t_{WD}	120	-	ns

DEVELOPMENT SAMPLE DATA

PORT A

Associated register: R6 - bits 0 to 4 - read/write

Associated pins: PA0 to PA4.

Operation

This is a 5-bit general purpose input/output port. The outputs are latched and are open drain up to nominal 12 V.

The latches may be accessed by the microprocessor via BUS D0 to D7 by a read or write sequence to register R6. If any pin of the port is used as an input then its output latch must first be written with a '1'. This allows the external circuit to control the pin. The state of the pins may be read by the microprocessor by reading R6. If the supply to the open drain outputs is turned on before the VDD supply to the IC, then the PORT must first be cleared by writing 1's to the output latch before operation.

PORT A might typically be used in viewdata mode as an interface to a non-volatile memory in which telephone and password numbers may be stored.


PORT B

Associated register: R7 - bits 0 to 3 - read/write

Associated pins: PB0 to PB3

Operation

This is a 4-bit general purpose input/output port. It behaves in exactly the same way as PORT A except that access is by addressing R7, and that outputs PB1 to PB3 are open drain to nominal 5 V. PB0 is open drain to nominal 12 V, and might typically be used in combined teletext/viewdata applications to control the Picture On function.



Transmitter B is initiated by writing two bytes to the transmit holding register (R11). This sets $\overline{\text{BTXRDY}}$ to '0'. The $\overline{\text{DLIM}}$ line is sampled to detect the line busy state, and when the line is free a time out starts. If further $\overline{\text{DLIM}}$'s are detected before the end of the time out period the time out is reset and the sequence will begin again. When the time out has been completed the contents of the holding register are transferred to the output shift register and word length counter. The data and correct number of data clocks are then transmitted, at the completion of which $\overline{\text{BTXRDY}}$ is returned to a '1'. New data should not be written to the transmit holding register (R11) while $\overline{\text{BTXRDY}} = '0'$. If the line is busy when a transmission is requested, the transmission will not start until $300 - 330 \mu\text{s}$ after the line becomes free (last $\overline{\text{DLIM}}$).

Receiver 3 is inhibited from receiving data transmitted by transmitter B.

Receiver A may be operated either as a two line receiver with $\overline{\text{DATA}}$ and $\overline{\text{DLIM}}$, or as a three line $\overline{\text{DATA}}$, $\overline{\text{DLEN}}$ and $\overline{\text{CLK}}$ receiver. $\overline{\text{DLIM}}$ A/DLEN A use the same pin, the function of which is selected by the $\overline{\text{DLEN}}$ and $\overline{\text{CLK}}$ command. $\overline{\text{DLIM}}$ A/DLEN A may be used either as an input for receiver A (as described above), or to synchronise transmitter B outputs, or as an output synchronous with transmitter B. The function is selected by $\overline{\text{CLK}}$ IN/OUT command D1 in R3





Fig. 14 18BUS waveforms




Fig. 3 Read cycle timing




Fig. 4 Write cycle timing



Inputs/Outputs

These are protected against connection to VSS or VDD

DATA B, DLIM B, DLEN B, IBUS B, IBUS A

Input voltage; LOW

Input voltage; HIGH

Input leakage current ($V_I = 0$ to 5.5 V)
(3 state buffers off)

Input capacitance

Output voltage; LOW ($I_{OL} = 1.6$ mA)

Output voltage; HIGH ($-I_{OH} = 200$ μ A)

Output rise and fall times ($C_L = 300$ pF)

other timings as IBUS A

DOCD1 (open drain output)

Input voltage; LOW

Input voltage; HIGH

Input leakage current; ($V_I = 0$ to 5.5 V)
(output transistor off)

Input capacitance

Output voltage; LOW ($I_{OL} = 1.6$ mA)

TXDATA

(Internal resistive pull-up, permitting wired-AND connection)

Input voltage; LOW

Input voltage; HIGH

Input current; LOW ($V_I = 0.4$ V)

Input capacitance

Output voltage; LOW ($I_{OL} = 1.6$ mA)

Output voltage; HIGH ($-I_{OH} = 50$ μ A)

Load capacitance

Output rise time ($C_L = 40$ pF)

PA2 to PA4 (PORT A) (open drain output)

Input voltage; LOW

Input voltage; HIGH

Input capacitance

Output voltage; LOW ($I_{OL} = 1.6$ mA)

Off state leakage current ($V_I = 0$ to 13.2 V)

Load capacitance

Fall time

	min.	typ.	max.
V_{IL}	-0.3	-	0.8
V_{IH}	2.0	-	5.5
I_{IR}	-	-	10 μ A
C_I	-	-	7 pF
V_{OL}	-	-	0.4
V_{OH}	2.4	-	-
t_r	-	-	1 μ s
t_f	-	-	-

Fig. 14


DEVELOPMENT SAMPLE DATA

	min.	typ.	max.
V_{IL}	-0.3	-	0.8
V_{IH}	2.0	-	5.5
I_{IR}	-	0.4	10 μ A
C_I	-	-	7 pF
V_{OL}	-	0.4	-

TXDATA

	min.	typ.	max.
V_{IL}	-0.3	-	0.8
V_{IH}	2.0	-	5.5
$-I_{IL}$	-	-	500 μ A
C_I	-	-	7 pF
V_{OL}	-	-	0.4
V_{OH}	2.4	-	-
C_L	-	-	40 pF
t_r	-	3	-

	min.	typ.	max.
V_{IL}	-0.3	-	0.8
V_{IH}	2.0	-	13.2
C_I	-	-	7 pF
V_{OL}	-	-	0.4
I_{OR}	-	-	10 μ A
C_L	-	-	40 pF
t_f	-	-	1 μ s



M80-1277/13 A

Fig. 13 IBUS block diagram

For the transmitter the register pair is organised as:

1st byte	D7	D6	D5	D4	D3	D2	D1	D0
TXB - R11A	8	7	6	5	4	3	2	1
2nd byte	D7	D6	D5	D4	D3	D2	D1	D0
(B - R11B)	Word length MSB	Word length	Word length	Word length	Word length	Word length	Word length	Word length LSB
	12	11	10	9				

Where 1, 2, etc. means first data bit transmitted, second data bit transmitted, etc.

IARXRDY or IBRXRDY (D1 in status registers R1 and R0) are set when a message has been received by RXA or RXB respectively. These flags also inhibit the receive holding registers from being overwritten by subsequent messages until the holding registers have been read. Reading a holding register pair will reset the relevant IARXRDY or IBRXRDY flags.



Johnson = word, valid, word

IBUS A receiver and IBUS B receiver/transmitter (see Fig. 13)

Associated registers:

- Receiver A (2 bytes) - R10 - read only
- Receiver B (2 bytes) - R11 - read only
- Transmitter B (2 bytes) - R11 - write only

Associated flags in other registers:

- IBRXRDY - D1 - R0 (status) - valid data available in receiver B holding register
- IBTXRDY - D0 - R0 (status) - transmitter B holding register ready to accept new data
- IARXRDY - D1 - R1 (status) - valid data available in receiver A holding register
- CLK IN/OUT - D1 - R3 (command) - input/output control for 62.5 KHz pin
- DLEN A/DLIM A - D0 - R3 (command) - 3-line/2-line control for IBUS A receiver.

Associated pins:

- DATA A - input - receiver A data input
- DLIM A/DLEN A - input - receiver A data clock or bus enable signal
- DATA B - I/O - receiver B data input/transmitter B data output
- DLIM B - I/O - receiver B data clock input/transmitter B data clock output
- DLEN B - I/O - receiver B bus enable input/transmitter B bus enable output
- IBCLK - I/O - 62.5 KHz clock input/output

Operation

All three IBUS circuits (receiver A, receiver B, and transmitter B) are capable of handling variable length codes from 1 to 12 bits. (In fact 15 bits can be transmitted 12 being data the rest being trailing zero's, and 15 bits may be received but only the last 12 being retained). Each of the three circuits have two 8-bit registers which are accessed by two six access read or write operations to the same address. There is a pointer for each pair of registers which selects the first or second byte. The pointers act in a bistable fashion with each access and are reset to point to the first byte with power on, D5 set in R3, or by reading either of the status registers R0 and R1. The two bytes of data in each holding register contain 12 bits of message, and 4 bits which specify the word length of message. For the transmitter the word length is used to generate the correct number of data clocks, for the receivers it may be used to identify the source of the message, or to establish that the message was a valid length.

The contents of each receiver register pair is organized as:

1st byte	D7	D6	D5	D4	D3	D2	D1	D0
RXA - R10A	L-4	L-5	L-6	L-7	L-8	L-9	L-10	L-11
RXB - R11A								
2nd byte	D7	D6	D5	D4	D3	D2	D1	D0
RXA - R10B	Word length MSB	Word length	Word length	Word length	Word length LSB	L-1	L-2	L-3
RXB - R11B								

Where L, L-1 etc. means last data bit received, last minus one etc.

Inputs/Outputs (continued)
PBO (PORT B) (open drain output) as PORT A except

	min.	typ.	max.
Output voltage: LOW (IOL = 1.6 mA)	VOL	-	0.4 V
Output voltage: HIGH	VOH	-	13.2 V
Load capacitance	CL	-	100 pF
PB1 to PB3 (PORT B)			
Input voltage: LOW	VIL	-0.3	0.8 V
Input voltage: HIGH	VIH	2.0	5.5 V
Input capacitance	CI	-	7 pF
Load capacitance	CL	-	100 pF
Output voltage: LOW (IOL = 1.6 mA)	VOL	-	0.4 V
Off state leakage current (VI = 0 to 5.5 V)	IOR	-	10 μA
D0 to D7 (8-bit Data bus)			
Input voltage: LOW	VIL	-0.3	0.8 V
Input voltage: HIGH	VIH	2.0	5.5 V
Output voltage: LOW (IOL = 1.6 mA)	VOL	-	0.4 V
Output voltage: HIGH (-IOH = 200 μA)	VOH	2.4	V
Input leakage current (VI = 0 to 5.5 V) (3-state buffers off)	IIR	-	10 μA
Input capacitance	CI	-	7 pF
Output rise and fall times (CL = 150 pF)	tr	-	150 ns

Outputs

These are protected against connection to VSS or VDD.

	VOL	VOH	tr
FSKOUT and TFSKOUT	-	2.4	-
Output voltage: LOW (IOL = 1.6 mA)	VOL	-	0.4 V
Output voltage: HIGH (-IOH = 200 μA)	VOH	2.4	V
Rise and fall times (CL = 100 pF)	tr	-	500 ns

DON and IMP
Output voltage: LOW (IOL = 50 μA)
Output current: HIGH (VOH = 0.8 V clamped)*
Output voltage: HIGH (-IOH = 200 μA)
Autodisabling timings are given in Fig.6
*These outputs are normally intended to drive the base-emitter junction of a bipolar transistor and so in normal use the VOH may be clamped to Vbe.

RESET FUNCTION

It is possible to reset the SAA5070 to its nominal state either automatically on power-on by means of an internal power-on reset circuit, or by setting D5 in command register (R3) to '1', which returns to '0' on completion of the reset sequence. The device resets to viewdata mode, i.e. 75 baud transmit rate, even parity, etc. as shown by the all zero's state in registers R0 to R3, R6, R7 and R8 except for ITRXDY, IBTXRDY, and ITXRDY (in the status registers R0 and R1) which will come up as '1' after the transmitters have been reset, showing that they are ready to accept new data.



APPLICATION DATA

Chip organisation

Each section of the SAA5070 may be accessed by the microprocessor via a register (of up to 8-bits) connected to an internal data bus. There are 15 registers on chip accessed by 11 addresses. Some of the registers are two-level, i.e. two bytes of data are transferred by two successive read (or write) sequences to the same address, also some read only registers have the same address as a write only register.

An appendix lists the registers, their contents, and their use.

Section descriptions

The description of each section includes associated registers, flags, and pins, as well as the method of operation. On the following block diagrams external pins are shown boxed and internal flags are shown underlined.

Microprocessor Interface

D0 to D7 - I/O - 8-bit input/output port

Associated pins: **ALE** input address latch enable from microprocessor

WR input write pulse from microprocessor

RD input read pulse from microprocessor

CS input chip select

Operation

The control microprocessor communicates with the SAA5070 via an 8-bit data I/O port D0 to D7. An internal read or write pulse is produced by gating **RD** and **WR** with **CS**. A single register is enabled onto the internal bus by gating the read or write lines with the address decoder outputs. The register address is taken from the 4 least significant data bits latched on the falling edge of **ALE**. (See timing diagrams Figs. 3, 4). The address (D3 most significant, D0 least significant) relates directly to the register numbers shown in the register map, detailed in the appendix, and referred to in other section descriptions.

Four registers not specifically related to any one section are included. These are the status registers **R0** and **R1**, the mode register **R2**, and the command register **R3**. These registers are used to determine the current status of the device, to dictate the mode of operation or to initiate a specific operation. The status registers are read only, the mode and command registers are read/write. When writing to these registers, it is recommended that the unallocated bits are set to '0'. On reading the registers the state of the unallocated bits should be assumed to be random. The exact functions of the flags contained in these registers are described in the section description to which they relate.

Autodial section (see Fig.5)

Associated Register: -- **R8** - D0 to D3 write only
D4 to D7 read/write

Associated flags in other registers: None

Associated pins: **DON** output | to d-i-ve dialling relays
IMP output |

DEVELOPMENT SAMPLE DATA




Fig. 12 Tape section block diagram