

IC FOR VIEWDATA (LUCY)

Features

- * General input/output ports.

- Provision for connection of any external modem through V24 interface.

Supply voltage

Supply current

Operating ambient temperature range

The block diagram illustrates the internal architecture of the TMS320C25 DSP and its connections to external components. The central DSP core includes the MICROPROCESSOR INTERFACE, ADDRESS LATCH/DECODER, and PORT A, PORT B, and PORT C. External components include a TAPE INTERFACE, LINE TRANSMITTER, LINE MODULATOR, LINE DEMODULATOR AND CARRIER DETECT, LINE RECEIVER, and BUS A and BUS B. The diagram shows the flow of data and control signals between these components, with various pins labeled for input/output, power, and ground.

Internal DSP Components:

- Microprocessor Interface:** Connected to the ADDRESS LATCH/DECODER and PORT A, PORT B, and PORT C.
- Address Latch/Decoder:** Receives address signals from the microprocessor interface.
- Port A, Port B, Port C:** General-purpose I/O ports.
- Port A:** Connected to PA0, PA1, PA2, PA3, PA4, PA5, PA6, PA7, PA8, PA9, PA10, PA11, PA12, PA13, PA14, PA15, PA16, PA17, PA18, PA19, PA20, PA21, PA22, PA23, PA24, PA25, PA26, PA27, PA28, PA29, PA30, PA31, PA32, PA33, PA34, PA35, PA36, PA37, PA38, PA39, PA40, PA41, PA42, PA43, PA44, PA45, PA46, PA47, PA48, PA49, PA50, PA51, PA52, PA53, PA54, PA55, PA56, PA57, PA58, PA59, PA60, PA61, PA62, PA63, PA64, PA65, PA66, PA67, PA68, PA69, PA70, PA71, PA72, PA73, PA74, PA75, PA76, PA77, PA78, PA79, PA80, PA81, PA82, PA83, PA84, PA85, PA86, PA87, PA88, PA89, PA90, PA91, PA92, PA93, PA94, PA95, PA96, PA97, PA98, PA99, PA100, PA101, PA102, PA103, PA104, PA105, PA106, PA107, PA108, PA109, PA110, PA111, PA112, PA113, PA114, PA115, PA116, PA117, PA118, PA119, PA120, PA121, PA122, PA123, PA124, PA125, PA126, PA127, PA128, PA129, PA130, PA131, PA132, PA133, PA134, PA135, PA136, PA137, PA138, PA139, PA140, PA141, PA142, PA143, PA144, PA145, PA146, PA147, PA148, PA149, PA150, PA151, PA152, PA153, PA154, PA155, PA156, PA157, PA158, PA159, PA160, PA161, PA162, PA163, PA164, PA165, PA166, PA167, PA168, PA169, PA170, PA171, PA172, PA173, PA174, PA175, PA176, PA177, PA178, PA179, PA180, PA181, PA182, PA183, PA184, PA185, PA186, PA187, PA188, PA189, PA190, PA191, PA192, PA193, PA194, PA195, PA196, PA197, PA198, PA199, PA200, PA201, PA202, PA203, PA204, PA205, PA206, PA207, PA208, PA209, PA210, PA211, PA212, PA213, PA214, PA215, PA216, PA217, PA218, PA219, PA220, PA221, PA222, PA223, PA224, PA225, PA226, PA227, PA228, PA229, PA230, PA231, PA232, PA233, PA234, PA235, PA236, PA237, PA238, PA239, PA240, PA241, PA242, PA243, PA244, PA245, PA246, PA247, PA248, PA249, PA250, PA251, PA252, PA253, PA254, PA255, PA256, PA257, PA258, PA259, PA260, PA261, PA262, PA263, PA264, PA265, PA266, PA267, PA268, PA269, PA270, PA271, PA272, PA273, PA274, PA275, PA276, PA277, PA278, PA279, PA280, PA281, PA282, PA283, PA284, PA285, PA286, PA287, PA288, PA289, PA290, PA291, PA292, PA293, PA294, PA295, PA296, PA297, PA298, PA299, PA300, PA301, PA302, PA303, PA304, PA305, PA306, PA307, PA308, PA309, PA310, PA311, PA312, PA313, PA314, PA315, PA316, PA317, PA318, PA319, PA320, PA321, PA322, PA323, PA324, PA325, PA326, PA327, PA328, PA329, PA330, PA331, PA332, PA333, PA334, PA335, PA336, PA337, PA338, PA339, PA340, PA341, PA342, PA343, PA344, PA345, PA346, PA347, PA348, PA349, PA350, PA351, PA352, PA353, PA354, PA355, PA356, PA357, PA358, PA359, PA360, PA361, PA362, PA363, PA364, PA365, PA366, PA367, PA368, PA369, PA370, PA371, PA372, PA373, PA374, PA375, PA376, PA377, PA378, PA379, PA380, PA381, PA382, PA383, PA384, PA385, PA386, PA387, PA388, PA389, PA390, PA391, PA392, PA393, PA394, PA395, PA396, PA397, PA398, PA399, PA400, PA401, PA402, PA403, PA404, PA405, PA406, PA407, PA408, PA409, PA410, PA411, PA412, PA413, PA414, PA415, PA416, PA417, PA418, PA419, PA420, PA421, PA422, PA423, PA424, PA425, PA426, PA427, PA428, PA429, PA430, PA431, PA432, PA433, PA434, PA435, PA436, PA437, PA438, PA439, PA440, PA441, PA442, PA443, PA444, PA445, PA446, PA447, PA448, PA449, PA450, PA451, PA452, PA453, PA454, PA455, PA456, PA457, PA458, PA459, PA460, PA461, PA462, PA463, PA464, PA465, PA466, PA467, PA468, PA469, PA470, PA471, PA472, PA473, PA474, PA475, PA476, PA477, PA478, PA479, PA480, PA481, PA482, PA483, PA484, PA485, PA486, PA487, PA488, PA489, PA490, PA491, PA492, PA493, PA494, PA495, PA496, PA497, PA498, PA499, PA500, PA501, PA502, PA503, PA504, PA505, PA506, PA507, PA508, PA509, PA510, PA511, PA512, PA513, PA514, PA515, PA516, PA517, PA518, PA519, PA520, PA521, PA522, PA523, PA524, PA525, PA526, PA527, PA528, PA529, PA530, PA531, PA532, PA533, PA534, PA535, PA536, PA537, PA538, PA539, PA540, PA541, PA542, PA543, PA544, PA545, PA546, PA547, PA548, PA549, PA550, PA551, PA552, PA553, PA554, PA555, PA556, PA557, PA558, PA559, PA560, PA561, PA562, PA563, PA564, PA565, PA566, PA567, PA568, PA569, PA570, PA571, PA572, PA573, PA574, PA575, PA576, PA577, PA578, PA579, PA580, PA581, PA582, PA583, PA584, PA585, PA586, PA587, PA588, PA589, PA590, PA591, PA592, PA593, PA594, PA595, PA596, PA597, PA598, PA599, PA600, PA601, PA602, PA603, PA604, PA605, PA606, PA607, PA608, PA609, PA610, PA611, PA612, PA613, PA614, PA615, PA616, PA617, PA618, PA619, PA620, PA621, PA622, PA623, PA624, PA625, PA626, PA627, PA628, PA629, PA630, PA631, PA632, PA633, PA634, PA635, PA636, PA637, PA638, PA639, PA640, PA641, PA642, PA643, PA644, PA645, PA646, PA647, PA648, PA649, PA650, PA651, PA652, PA653, PA654, PA655, PA656, PA657, PA658, PA659, PA660, PA661, PA662, PA663, PA664, PA665, PA666, PA667, PA668, PA669, PA670, PA671, PA672, PA673, PA674, PA675, PA676, PA677, PA678, PA679, PA680, PA681, PA682, PA683, PA684, PA685, PA686, PA687, PA688, PA689, PA690, PA691, PA692, PA693, PA694, PA695, PA696, PA697, PA698, PA699, PA700, PA701, PA702, PA703, PA704, PA705, PA706, PA707, PA708, PA709, PA710, PA711, PA712, PA713, PA714, PA715, PA716, PA717, PA718, PA719, PA720, PA721, PA722, PA723, PA724, PA725, PA726, PA727, PA728, PA729, PA730, PA731, PA732, PA733, PA734, PA735, PA736, PA737, PA738, PA739, PA740, PA741, PA742, PA743, PA744, PA745, PA746, PA747, PA748, PA749, PA750, PA751, PA752, PA753, PA754, PA755, PA756, PA757, PA758, PA759, PA760, PA761, PA762, PA763, PA764, PA765, PA766, PA767, PA768, PA769, PA770, PA771, PA772, PA773, PA774, PA775, PA776, PA777, PA778, PA779, PA780, PA781, PA782, PA783, PA784, PA785, PA786, PA787, PA788, PA7

PACKAGE OUTLINE

40-lead DIL; plastic (SOT-129).





Fig. 1b. Detailed block diagram




Fig.2 Pinning diagram

DESCRIPTION

The SAA5070 is a 40 pin integrated circuit in N-channel MOS with a 1 MHz clock supplying all operating frequencies. It performs most of the hardware functions of a viewdata terminal including autodialling circuit, a 1200 baud demodulator and asynchronous receiver, and a 75/1200 baud m and asynchronous transmitter.

The device also includes a tape interface circuit suitable for the recording of character codes of text on a standard audio cassette recorder, and an IBUS receiver and receiver/transmitter on separate ports enabling the software recording of IBUS transmissions. The 75 baud modulator and asynchronous transmitter can be switched to operate at 1200 baud for private telecommunications systems.

There are also two general purpose input/output ports. Port A could, for example, be used as an input to a non volatile RAM which can store telephone numbers for autodialling and user passwords and could be used for display control.

The SAA5070 has been partitioned for flexibility of use, e.g. an external modem can be used, if in conjunction with the internal asynchronous receiver and transmitter, or the internal modem can independently of the internal receiver and transmitter. Also the tape interface can work independently and simultaneously with, the line receiver.

HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be safe, it is desirable to take normal precautions appropriate to handling MOS devices. (See 'HAND MOS DEVICES').

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134).

Voltages (with respect to pin 1)	min.	typ.	max.
Supply voltage (pin 20)	-0.3	-	7.5
Input voltage:			
PORT A (pins 15 to 19) and PORT B (pin 24)	-0.3	-	14.0
Input voltage (all other pins)	-0.3	-	7.5

Temperatures	T _{sig}	T _{amb}
Storage temperature range	-20 to +125	
Operating ambient temperature range		-20 to +70

CHARACTERISTICS

Supply voltage (pin 20)	VDD	4.5	5.5
-------------------------	-----	-----	-----

The following characteristics apply at T_{amb} = 25 °C and VDD = 5 V unless otherwise stated.

Supply current	I _{DD}	-	75	150
Inputs				
All inputs (except F1 clock)				
Input voltage: LOW	V _{IL}	-0.3	-	0.8
Input voltage: HIGH	V _{IH}	2.0	-	5.5
Input leakage current (V _I = 0 to 5.5 V)	I _{IR}	-	-	10
Input capacitance	C _I	-	-	7

Data specific to certain inputs

F1 (1 MHz) Clock

Input voltage: LOW

Input voltage: HIGH

Input leakage current ($V_I = 0$ to 5.5 V)

Input capacitance

Mark/space ratio (measured at 1.5 V level)

DATA A, DLIM A/DLEN A (BUS A)

Data set up time

Data hold time

DLIM clock: HIGH

DLIM clock: LOW

Time between commands

DLIM frequency

ALE (Address Latch Enable) (Figs. 3 and 4)

Pulse width (HIGH)

Cycle time

$\overline{RD}$, $\overline{WR}$ and $\overline{CS}$ (Figs. 3 and 4)

Control pulse width

Address hold time

Address set-up time

Read cycle timings (Fig. 3)

ALE to read pulse delay time

Read pulse (falling edge)

to data bus delay time

Data hold time

Write cycle timings (Fig. 4)

ALE to write pulse delay time

Address set-up time to $\overline{WR}$

Data set up time before $\overline{WR}$

Data hold time after $\overline{WR}$

min. typ. max.

V_{IL}	-0.3	-	0.6	V
V_{IH}	2.2	-	5.5	V
I_{IR}	-	-	10	μA
C_I	-	-	7	pF
	40:60	-	60:40	

t_{DS}	3	-	-	μs
t_{DH}	3	-	-	μs
t_{CH}	4	-	-	μs
t_{CL}	4	-	62	μs
t_{BC}	140	-	∞	μs
f_{DLIM}	16	-	160	KHz

t_{ALEH}	400	-	-	ns
t_{ALE}	-	2500	-	ns

t_{WL}	-	700	-	ns
t_{LA}	80	-	-	ns
t_{AL}	120	-	-	ns
t_{ALR}	80	-	-	ns

t_{RD}	-	-	500	ns
t_{DR}	0	-	200	ns

t_{ALW}	80	-	-	ns
t_{AW}	230	-	-	ns
t_{DW}	500	-	-	ns
t_{WD}	120	-	-	ns

DEVELOPMENT SAMPLE DATA




Fig. 3 Read cycle timing




Fig. 4 Write cycle timing

Inputs/Outputs

These are protected against connection to VSS or VDD
DATA B, D1M B, DLEN B, BOLDCLK (BUS B)

	min.	typ.	max.
Input voltage: LOW			
Input voltage: HIGH	V_{IL}	-0.3	0.8 V
Input leakage current ($V_I = 0$ to 5.5 V) (3-state buffers off)	V_{IH}	2.0	5.5 V
Input capacitance	C_I	-	10 μ A
Output voltage: LOW ($I_{OL} = 1.6$ mA)	V_{OL}	-	7 pF
Output voltage: HIGH ($-I_{OH} = 200$ μ A)	V_{OH}	2.4	0.4 V
Output rise and fall times ($C_L = 300$ pF)	t_r t_f	-	1 μ s

Fig 14

other timings as IBUS A

DOCDI (open drain output)

Input voltage: LOW	V_{IL}	-0.3	0.8 V
Input voltage: HIGH	V_{IH}	2.0	5.5 V
Input leakage current ($V_I = 0$ to 5.5 V) (output transistor off)	I_{IR}	-	0.4 μ A
Input capacitance	C_I	-	7 pF
Output voltage: LOW ($I_{OL} = 1.6$ mA)	V_{OL}	-	0.4 V

TXDATA

(Internal resistive pull-up, permitting wired-AND connection)

Input voltage: LOW	V_{IL}	-0.3	0.8 V
Input voltage: HIGH	V_{IH}	2.0	5.5 V
Input current: LOW ($V_I = 0.4$ V)	$-I_{IL}$	-	500 μ A
Input capacitance	C_I	-	7 pF
Output voltage: LOW ($I_{OL} = 1.6$ mA)	V_{OL}	-	0.4 V
Output voltage: HIGH ($-I_{OH} = 50$ μ A)	V_{OH}	2.4	-
Load capacitance	C_L	-	40 pF
Output rise time ($C_L = 40$ pF)	t_r	-	3 μ s

PA0 to PA4 (PORT A) (open drain output)

Input voltage: LOW	V_{IL}	-0.3	0.8 V
Input voltage: HIGH	V_{IH}	2.0	13.2 V
Input capacitance	C_I	-	7 pF
Output voltage: LOW ($I_{OL} = 1.6$ mA)	V_{OL}	-	0.4 V
Off state leakage current ($V_I = 0$ to 13.2 V)	I_{OR}	-	10 μ A
Load capacitance	C_L	-	40 pF
Fall time	t_f	-	1 μ s

Inputs/Outputs (continued)

PBO (PORT B) (open drain output) as PORT A except
Output voltage: LOW ($I_{OL} = 1.6$ mA)

Output voltage: HIGH	V_{OH}	-	13.2 V
Load capacitance	C_L	-	100 pF
PB1 to PB3 (PORT B)			
Input voltage: LOW	V_{IL}	-0.3	0.8 V
Input voltage: HIGH	V_{IH}	2.0	5.5 V
Input capacitance	C_I	-	7 pF
Load capacitance	C_L	-	100 pF
Output voltage: LOW ($I_{OL} = 1.6$ mA)	V_{OL}	-	0.4 V
Off state leakage current ($V_I = 0$ to 5.5 V)	I_{OR}	-	10 μ A
D0 to D7 (8-bit Data bus)			
Input voltage: LOW	V_{IL}	-0.3	0.8 V
Input voltage: HIGH	V_{IH}	2.0	5.5 V
Output voltage: LOW ($I_{OL} = 1.6$ mA)	V_{OL}	-	0.4 V
Output voltage: HIGH ($-I_{OH} = 200$ μ A)	V_{OH}	2.4	-
Input leakage current ($V_I = 0$ to 5.5 V) (3-state buffers off)	I_{IR}	-	10 μ A
Input capacitance	C_I	-	7 pF
Output rise and fall times ($C_L = 150$ pF)	t_r t_f	-	150 ns

Outputs

These are protected against connection to VSS or VDD.

FSKOUT and TFSKOUT

Output voltage: LOW ($I_{OL} = 1.6$ mA)	V_{OL}	-	0.4 V
Output voltage: HIGH ($-I_{OH} = 200$ μ A)	V_{OH}	2.4	-
Rise and fall times ($C_L = 100$ pF)	t_r t_f	-	500 ns

DON and IMP

Output voltage: LOW ($I_{OL} = 50$ μ A)	V_{OL}	-	0.2 V
Output current: HIGH ($V_{OH} = 0.8$ V clamped)*	I_{OH}	200	2000 μ A
Output voltage: HIGH ($-I_{OH} = 200$ μ A)	V_{OH}	2.4	-

*Autodialling timings are given in Fig.6

*These outputs are normally intended to drive the base-emitter junction of a bipolar transistor and so in normal use the V_{OH} may be clamped to V_{be} .

RESET FUNCTION

It is possible to reset the SAA5070 to its nominal state either automatically on power-on by means of an internal power-on reset circuit, or by setting D5 in command register (R3) to '1', which returns to '0' on completion of the reset sequence. The device resets to vlewdata mode, i.e. 75 baud transmit rate, even parity, etc. as shown by the all zero's state in registers R0 to R3, R6, R7 and R8 except for LTXRDY, IBTXRDY, and TTXRDY (in the status registers R0 and R1) which will come up as '1' after the transmitters have been reset, showing that they are ready to accept new data.



APPLICATION DATA

Chip organisation

Each section of the SAAS070 may be accessed by the microprocessor via a register (of up to 8-bits) connected to an internal data bus. There are 15 registers on chip accessed by 11 addresses. Some of the registers are two-level, i.e. two bytes of data are transferred by two successive read (or write) sequences to the same address, also some read only registers have the same address as a write only register.

An appendix lists the registers, their contents, and their use.

Section descriptions
The description of each section includes associated registers, flags, and pins, as well as the method of operation. On the following block diagrams external pins are shown: boxed and internal flags are shown underlined.

Microprocessor interface

D0 to D7 - I/O - 8-bit input/output port

Associated pins: ALE input address latch enable from microprocessor
 $\overline{WR}$ input write pulse from microprocessor
 $\overline{RD}$ input read pulse from microprocessor
 $\overline{CS}$ input chip select

Operation

The control microprocessor communicates with the SAAS070 via an 8-bit data I/O port D0 to D7. An internal read or write pulse is produced by gating $\overline{RD}$ and $\overline{WR}$ with $\overline{CS}$. A single register is enabled onto the internal bus by gating the read or write lines with the address decoder outputs. The register address is taken from the 4 least significant data bits latched on the falling edge of ALE. (See timing diagrams Figs. 3, 4). The address (D3 most significant, D0 least significant) relates directly to the register numbers shown in the register map, detailed in the appendix, and referred to in other section descriptions.

Four registers not specifically related to any one section are included. These are the status registers R0 and R1, the mode register R2, and the command register R3. These registers are used to determine the current status of the device, to dictate the mode of operation or to initiate a specific operation. The status registers are read only, the mode and command registers are read/write. When writing to these registers, it is recommended that the unallocated bits are set to '0'. On reading the registers the state of the unallocated bits should be assumed to be random. The exact functions of the flags contained in these registers are described in the section description to which they relate.

Autodial section (see Fig.5)

Associated Register: - R8 - D0 to D3 write only
D4 to D7 read/write

Associated flags in other registers: None

Associated pins: DON output to drive dialling relays
IMP output

Operation

The autodial section includes a clock divider, a digit impulse counter, a sequence controller and an impulse generator (see block diagram Fig.5). A sequence to generate the impulses for one digit is initiated by setting D5 (DIAL GO) to '1'. D3 to D0 to the binary code of the required digit, and D7 to the required mode. This initiates the sequence controller which loads the binary code into the digit impulse counter. The counter then generates the correct number of impulses at the rate of 10 per second, together with a DON pulse which overlaps the impulses by about 7 ms at the start and end (see Figs.6, 7); the interdigit pause period is also added by the sequence controller. D5 is reset to '0' at the end of a dialling sequence and may be read by the microprocessor to determine when the dial circuit is free to accept the next digit.

D7 ($\overline{UK}/\overline{EUR}$) determines the mark/space ratio of the IMP pulses

$\overline{UK} = 2$ off to 1 on both one pulse per 100 ms
 $\overline{EUR} = 1.5$ off to 1 on

There is a timer in the dial circuit which can be used to time out 1.5 seconds or 60 seconds by setting D4 or D6 respectively. These bits are read/write and are reset after the relevant time out period. In addition the 60 second timer can be reset by writing a '0' to D6. The 60 second timer may be used typically by the microprocessor to release the telephone line if connection has not been made within 60 seconds. The DON pulse resets the counter so that the time out is taken from the end of the last digit dialled. Once a dialling sequence for one digit has been initiated, R8 should be used only in read mode until D5 has been reset internally to '0' indicating the end of the dial sequence for that digit.

When D5 (DIAL GO) is set to '1' the carrier detect circuit (see the next section and Fig.8) is disabled.




Fig.5 Autodial block diagram




Fig.7 Simplified relay diagram

Line Demodulator and Carrier Detect (see Fig.8)

Associated Register: None

Associated flags in other registers:

LIDCD	-	D2	-	R0 (Sta us)	-	instantaneous carrier detect flag
LDCCD	-	D5	-	R0 (Sta us)	-	carrier detect flag
75/1200	-	D3	-	R2 (Mb 35)	-	carrier frequency buffer (used in demodulator carrier detect circuit)
LD BEN	-	D4	-	R3 (Command)	-	line demodulator output buffer and carrier detect enable
DIAL GO	-	D5	-	R8 (Dial control)	-	used to disable carrier detect circuit during dialling sequence

Associated pins:

FSKIN	-	input	-	filtered, squared F.S.K. signal
CARDET	-	input	-	unfiltered (squared) F.S.K. signal
DOCDI	-	input/output	-	demodulator output, external LDCCD in

Operation

The input to the demodulator is the previously filtered and squared up F.S.K. signal from the telephone line. Its output is a pseudo analogue signal which must be externally filtered and squared to produce the demodulated data. The carrier detect circuit functions in the following modes:

- Viewdata mode (1200 baud receive, 75 baud transmit).** Initially, a narrow frequency band 'window' around 1300 Hz is accepted as carrier, this must be applied to the CARDET input. If a frequency in this range is present, the 'instantaneous carrier detected' flag will be HIGH (LIDCD), after about 2 seconds the 'line carrier detected' flag will be set HIGH (LDCCD). When this occurs, the frequency window is widened to include 2100 Hz and the circuit no longer takes its input from the CARDET pin, but from the FSKIN pin.
If carrier is then removed, LIDCD immediately goes LOW, and after about 1 second LDCCD is reset, the frequency window again becomes narrow and around 1300 Hz and the CARDET input again becomes active. Reappearance of carrier in the 1300 Hz range will cause a repeat of the above.
- 1200 baud each way mode**
Only the instantaneous carrier detect is active in this mode. LDCCD is forced LOW and the CARDET input inhibited (only FSKIN should be used in this mode).
- External carrier detect input**
If an external modem is used its (active LOW) carrier detect output is connected to DOCDI. Provided that the demodulator is not enabled, LDCCD will be set if DOCDI is LOW and reset if it is HIGH.

Demodulator enable

LDCCD is produced by the carrier detect circuit, which is enabled by LD BEN and disabled by DIAL GO. In the viewdata mode the demodulator is enabled by LDCCD. In the 1200 baud each way mode the demodulator is enabled directly by LD BEN.




Fig.8 Line demodulator and carrier detect block diagram

Line Receiver (see Fig.9)
 Associated Register: — R4 read only
 Associated flags in other registers:

LRXRDY	— D6	— R0 (status)	— valid data available in receive holding register
LFERR	— D4	— R0 (status)	— line framing error (derived from STOP bit of message).
LPERR	— D3	— R0 (status)	— line parity error.
LPO/E	— D7	— R2 (mode)	— odd or even parity detection mode select
LPEN	— D6	— R2 (mode)	— 8 bit data or 7 bit plus parity mode select
LRXEN	— D7	— R3 (command)	— line receiver enable.

Associated pins: RXDATA — input — received data input

Operation
 The receiver may be configured to work with either 7 data bits and 1 parity, or with 8 data bits and no parity. Odd or even parity can be detected on chip, the LPERR flag being set when an error is detected. The required mode of operation should be selected by setting LPEN and LPO/E to the required states by writing to mode register (R2) before enabling the receiver by setting LRXEN to '1' in command register (R3). The data format is 10 bits per data word. The data word is made up of a start bit (LOW), 8 data bits, the 8th being an optional parity bit, and a stop bit (HIGH). The receive data will remain HIGH after the stop bit until the next data word. When the receiver has been enabled a negative transition is looked for on the RXDATA input indicating a possible start bit. After half a bit rate period the data is sampled again and if it is still LOW it is interpreted as a start bit, initiating a sequence which parallel loaded into the receiver holding register (R4), the LRXRDY flag is set to '1'. The complement latch, if line parity is not enabled i.e. LPEN = '1', then LPERR is held at '0'. The LRXRDY flag is set to '1' after the microprocessor has read the receiver holding register (R4). The receiver has a 52 times baud rate factor to allow for maximum isochronous distortion.




Fig.9 Line receiver block diagram

Line Transmitter (see Fig. 10)

Associated Register: — R4 write only

Associated flags in other registers:

LTXRDY	— D7 — R0 (status)	— transmit holding register ready to accept new data
LPO/E	— D7 — R2 (mode)	— odd or even parity mode select
LPEN	— D6 — R2 (mode)	— 8 bit data or 7 bit data with parity mode select
75/1200	— D5 — R2 (mode)	— select transmit baud rate
LTXEN	— D6 — R3 (command)	— line transmitter/modulator output enable
Associated pins:	TXDATA — I/O —	transmitter output (and also modulator input)

Operation

The data format of the transmitter is the same as that of the line receiver i.e. 10-bits, a start bit (LOW) followed by 8-data bits, the 8th bit being an optional parity (selected by LPEN), odd or even parity being selectable (by LPO/E) ending with a STOP bit (HIGH) the output remaining HIGH until the next data word is written.

The transmitter and modulator may be used together or separately. The transmitter output is brought to the TXDATA pin (if LTXEN = 1) which is connected internally to the modulator input. The TXDATA pin has an internal resistive pull up permitting wire - AND connection. If the modulator is used with an off chip data source (e.g. UART) then data should not be written to the internal transmit holding register (R4). The STOP bit (HIGH) will then be continuously output when LTXEN = 1 (required to enable modulator output) allowing the external UART to control the TXDATA (pin 6).

To operate the transmitter the required mode should be set-up initially by writing to the mode register (R2) the required states of 75/1200, LPEN, LPO/E. The transmitter can then be enabled by setting LTXEN to '1' in the command register (R3). The 8-bit data word can then be written to the transmit holding register (R4). If parity is enabled then the 8th bit is ignored and the value of the parity bit calculated from the first 7-data bits and LPO/E. The LTXRDY flag is set to zero when the holding register is written into. If the transmit output shift register is not currently in use the contents of the holding register are transferred to the output shift register but will not be transferred to the output shift register until the 10-bits of the current message have been clocked out. The start, stop, and parity bit (if selected) are written into the output shift register with the data word automatically. Two transmit baud rates are selectable, 75 baud for viewdata transmissions or 1200 baud for private data communication systems.

DEVELOPMENT SAMPLE DATA




Fig.10 Line transmitter block diagram